Let the memory access time is 10 milliseconds and cache access time is 10 microseconds. Assume the cache hit ratio 15%. The effective memory access time is
In direct mapping, multiple memory blocks may map to the same cache line, causing frequent replacement (conflict misses), which degrades the hit ratio.